
DIGITAL FUNDAMENTALS AND DESIGN PRINCIPLES



Digital Fundamentals and Design Principles

Digital Fundamentals and Design Principles Vital Source Ebook

Table of Contents

		ب	C	~ .,	
ь.	rn	nt	(.(กพ	œr

Contents

Chapter 1: Introductory Concepts

11: Digital and Analog Quantities

An Analog System

A System Using Digital and Analog Methods

Mechatronics

12: Binary Digits, Logic Levels, and Digital Waveforms

Binary Digits

Logic Levels

Digital Waveforms

A Digital Waveform Carries Binary Information

Data Transfer

13: Basic Logic Functions

NOT

AND

OR

14: Combinational and Sequential Logic Functions

The Comparison Function

The Arithmetic Functions

The Code Conversion Function

The Encoding Function

The Decoding Function

The Data Selection Function

The Storage Function

The Counting Function

A Process Control System

- 15: Introduction to Programmable Logic
- 16: Fixed-Function Logic Devices

IC Packages



Pin Numbering

Complexity Classifications for Fixed-Function ICs

Integrated Circuit Technologies

17: Test and Measurement Instruments

18: Introduction to Troubleshooting

Summary

Key Terms

True/False Quiz

Self-Test

Problems

Answers

Chapter 2: Number Systems, Operations, and Codes

21: Decimal Numbers

22: Binary Numbers

Counting in Binary

An Application

The Weighting Structure of Binary Numbers

Binary-to-Decimal Conversion

23: Decimal-to-Binary Conversion

Sum-of-Weights Method

Repeated Division-by-2 Method

Converting Decimal Fractions to Binary

24: Binary Arithmetic

Binary Addition

Binary Subtraction

Binary Multiplication

Binary Division

25: Complements of Binary Numbers

Finding the 1s Complement

Finding the 2s Complement

26: Signed Numbers

The Sign Bit

Sign-Magnitude Form

27: Arithmetic Operations with Signed Numbers

28: Hexadecimal Numbers



Counting in Hexadecimal

Binary-to-Hexadecimal Conversion

Hexadecimal-to-Binary Conversion

Hexadecimal-to-Decimal Conversion

Decimal-to-Hexadecimal Conversion

Hexadecimal Addition

Hexadecimal Subtraction

29: Octal Numbers

Octal-to-Decimal Conversion

Decimal-to-Octal Conversion

Octal-to-Binary Conversion

Binary-to-Octal Conversion

210: Binary Coded Decimal (BCD)

The 8421 BCD Code

BCD Addition

211: Digital Codes

The Gray Code

Alphanumeric Codes

ASCII

212: Error Codes

Summary

Key Terms

True/False Quiz

Self-Test

Problems

Answers

Chapter 3: Logic Gates

31: The Inverter

The Negation and Polarity Indicators

Inverter Truth Table

Inverter Operation

Timing Diagrams

Logic Expression for an Inverter

An Application

32: The AND Gate



Operation of an AND Gate

AND Gate Truth Table

AND Gate Operation with Waveform Inputs

Logic Expressions for an AND Gate

Applications

33: The OR Gate

Operation of an OR Gate

OR Gate Truth Table

OR Gate Operation with Waveform Inputs

Logic Expressions for an OR Gate

An Application

34: The NAND Gate

Operation of a NAND Gate

NAND Gate Operation with Waveform Inputs

Logic Expressions for a NAND Gate

35: The NOR Gate

Operation of a NOR Gate

NOR Gate Operation with Waveform Inputs

Logic Expressions for a NOR Gate

36: The Exclusive-OR and Exclusive-NOR Gates

The Exclusive-OR Gate

The Exclusive-NOR Gate

Operation with Waveform Inputs

An Application

37: Programmable Logic

38: Fixed-Function Logic Gates

74 Series Logic Gate Functions

74 Series Logic Circuit Families

Performance Characteristics and Parameters

39: Troubleshooting

Summary

Key Terms

True/False Quiz

Self-Test

Problems

Answers



Chapter 4: Boolean Algebra and Logic Simplification

41: Boolean Operations and Expressions

Boolean Addition

Boolean Multiplication

42: Laws and Rules of Boolean Algebra

Laws of Boolean Algebra

Rules of Boolean Algebra

43: DeMorgans Theorems

Applying DeMorgans Theorems

44: Boolean Analysis of Logic Circuits

Boolean Expression for a Logic Circuit

Constructing a Truth Table for a Logic Circuit

45: Logic Simplification Using Boolean Algebra

46: Standard Forms of Boolean Expressions

The Sum-of-Products (SOP) Form

Conversion of a General Expression to SOP Form

The Standard SOP Form

The Product-of-Sums (POS) Form

The Standard POS Form

Converting Standard SOP to Standard POS

47: Boolean Expressions and Truth Tables

Converting SOP Expressions to Truth Table Format

Converting POS Expressions to Truth Table Format

Determining Standard Expressions from a Truth Table

48: The Karnaugh Map

The 3-Variable Karnaugh Map

The 4-Variable Karnaugh Map

Cell Adjacency

The Quine-McCluskey Method

Espresso Algorithm

49: Karnaugh Map SOP Minimization

Mapping a Standard SOP Expression

Mapping a Nonstandard SOP Expression

Karnaugh Map Simplification of SOP Expressions

Mapping Directly from a Truth Table

Dont Care Conditions



410: Karnaugh Map POS Minimization

Mapping a Standard POS Expression

Karnaugh Map Simplification of POS Expressions

Converting Between POS and SOP Using the Karnaugh Map

411: The Quine-McCluskey Method

412: Boolean Expressions with VHDL

Applied Logic

Summary

Key Terms

True/False Quiz

Self-Test

Problems

ansWers

Chapter 5: Combinational Logic Analysis

51: Basic Combinational Logic Circuits

AND-OR Logic

AND-OR-Invert Logic

Exclusive-OR Logic

Exclusive-NOR Logic

52: Implementing Combinational Logic

From a Boolean Expression to a Logic Circuit

From a Truth Table to a Logic Circuit

53: The Universal Property of NAND and NOR Gates

The NAND Gate as a Universal Logic Element

The NOR Gate as a Universal Logic Element

54: Combinational Logic Using NAND and NOR Gates

NAND Logic

NOR Logic

55: Pulse Waveform Operation

56: Combinational Logic with VHDL

57: Troubleshooting

Applied Logic

Summary

Key Terms



True/False Quiz

Self-Test

Problems

Answers

Chapter 6: Functions of Combinational Logic

61: Half and Full Adders

The Half-Adder

The Full-Adder

62: Parallel Binary Adders

Four-Bit Parallel Adders

Truth Table for a 4-Bit Parallel Adder

Adder Expansion

An Application

63: Ripple Carry and Look-Ahead Carry Adders

The Ripple Carry Adder

The Look-Ahead Carry Adder

Combination Look-Ahead and Ripple Carry Adders

64: Comparators

Equality

Inequality

65: Decoders

The Basic Binary Decoder

The 4-Bit Decoder

The BCD-to-Decimal Decoder

The BCD-to-7-Segment Decoder

Zero Suppression for a 4-Digit Display

66: Encoders

The Decimal-to-BCD Encoder

An Application

67: Code Converters

BCD-to-Binary Conversion

Binary-to-Gray and Gray-to-Binary Conversion

68: Multiplexers (Data Selectors)

Applications

69: Demultiplexers



4-Line-to-16-Line Decoder as a Demultiplexer

610: Parity Generators/Checkers

611: Troubleshooting

Applied Logic

Summary

Key Terms

True/False Quiz

Self-Test

Problems

Answers

Chapter 7: Latches, Flip-Flops, and Timers

71: Latches

The S-R (SET-RESET) Latch

An Application

The Gated S-R Latch

The Gated D Latch

72: Flip-Flops

The D Flip-Flop

The J-K Flip-Flop

Edge-Triggered Operation

Asynchronous Preset and Clear Inputs

73: Flip-Flop Operating Characteristics

Propagation Delay Times

Set-up Time

Hold Time

Maximum Clock Frequency

Pulse Widths

Power Dissipation

Comparison of Specific Flip-Flops

74: Flip-Flop Applications

Parallel Data Storage

Frequency Division

Counting

75: One-Shots

Nonretriggerable One-Shot



Retriggerable One-Shot

An Application

The 555 Timer as a One-Shot

One-Shot with VHDL

76: The Astable Multivibrator

The 555 Timer as an Astable Multivibrator

77: Troubleshooting

Applied Logic

Summary

Key Terms

True/False Quiz

Self-Test

Problems

Answers

Chapter 8: Integrated Circuit Technologies

151: Basic Operational Characteristics and Parameters

DC Supply Voltage

CMOS Logic Levels

TTL Logic Levels

Noise Immunity

Noise Margin

Power Dissipation

Propagation Delay Time

Speed-Power Product

Loading and Fan-Out

152: CMOS Circuits

The MOSFET

CMOS Inverter

CMOS NAND Gate

CMOS NOR Gate

Open-Drain Gates

Tri-state CMOS Gates

Precautions for Handling CMOS

153: TTL (Bipolar) Circuits

The Bipolar Junction Transistor



TTL Inverter
TTL NAND Gate
Open-Collector Gates
Tri-state TTL Gates
Schottky TTL

154: Practical Considerations in the Use of TTL

Current Sinking and Current Sourcing

Using Open-Collector Gates for Wired-AND Operation

Connection of Totem-Pole Outputs

Open-Collector Buffer/Drivers

Unused TTL Inputs

155: Comparison of CMOS and TTL Performance

156: Emitter-Coupled Logic (ECL) Circuits

Noise Margin

Comparison of ECL with TTL and CMOS

157: PMOS, NMOS, and E2CMOS

NMOS

E2CMOS

Summary

Key Terms

True/False Quiz

Self-Test

Problems

Answers

Chapter 9: Answers to Odd-Numbered Problems

Chapter 10: Combinational Logic Design Principles

4.1: Switching Algebra

4.1.1: Axioms

4.1.2: Single-Variable Theorems

4.1.3: Two- and Three-Variable Theorems

4.1.4: n-Variable Theorems

4.1.:5 Duality

4.1.6: Standard Representations of Logic Functions

4.2: Combinational-Circuit Analysis

4.3: Combinational-Circuit Synthesis



- 4.3.1: Circuit Descriptions and Designs
- 4.3.2: Circuit Manipulations
- 4.3.3: Combinational-Circuit Minimization
- 4.3.4: Karnaugh Maps
- 4.3.5: Minimizing Sums of Products
- 4.3.6: Other Minimization Topics
- 4.3.7: Programmed Minimization Methods
- *4.4: Timing Hazards
 - *4.4.1 Static Hazards
 - *4.4.2: Finding Static Hazards Using Maps
 - *4.4.3: Dynamic Hazards
 - *4.4.4: Designing Hazard-Free Circuits

References

Drill Problems

Exercises

Chapter 11: Special-Purpose Diodes

34: Optical Diodes

Chapter 12: FET Amplifiers and Switching Circuits

96: Mosfet Digital Switching

Chapter 13: Voltage Regulators

175: IntegRated Circuit Voltage Regulators

176: Integrated Circuit Voltage Regulator Configurations

Summary

Key Terms

Key Formulas

True/False Quiz

Circuit-Action Quiz

Self-Test

Problems

Back Cover

