



CCIE Professional Development

Inside Cisco IOS Software Architecture

An essential guide to understanding the internal operation of Cisco routers

Vijay Bollapragada, CCIE* No. 1606 Curtis Murphy, CCIE No. 1521 Russ White, CCIE No. 2635

Inside Cisco IOS Software Architecture

Vijay Bollapragada, CCIE #1606, Curtis Murphy, CCIE #1521, & Russ White, CCIE #2635

Cisco Press

Cisco Press 800 East 96th Street Indianapolis, IN 46240 USA

Inside Cisco IOS Software Architecture

Table of Contents

Cc	าท	tΔ	n	tc
U) I I	16		٠.

Introduction

Objectives

Organization

Chapter 1 Fundamental IOS Software Architecture

Operating Systems Basics

CPU Resource Management and Multitasking

Memory Resource Management

Interrupts

IOS Architecture Overview

Memory Organization

Memory Pools

IOS Processes

Process Life Cycle

IOS Process Priorities

Process Examples

IOS Kernel

The Scheduler

The Memory Manager

Packet Buffer Management

System Buffers

Device Drivers

Summary



Chapter 2 Packet Switching Architecture

Routing 101: Process Switching

Traffic Load Sharing with Process Switching

Disadvantages of Process Switching

Fast Switching: Caching to the Rescue

Fast Cache Organization

Maintaining the Cache

Traffic Load Sharing Considerations with Fast Switching

Optimum Switching

Cisco Express Forwarding

How CEF Works

Traffic Load Sharing with CEF

Summary

Chapter 3 Shared Memory Routers

Hardware Architecture for Shared Memory Routers

CPU

Memory

Interface Controllers

Packet Buffers for Shared Memory Routers

Private Buffer Pools

Receive Rings and Transmit Rings

Packet Switching on a Shared Memory Router

Receiving the Packet

Switching the Packet

Transmitting the Packet

Summary

Chapter 4 Early Cbus Routers

AGS+ Hardware Architecture



Packet Switching with the Cbus

Autonomous Switching

Cbus Fast Packet Memory

The Cisco 7000 Series Router

Summary

Chapter 5 Particle-Based Systems

Buffer Management Using Particles

Particle Pools

Particle Coalescing

The Cisco 7200 Series Routers

Hardware Architecture

Memory

Packet Switching on the Cisco 7200 Series Routers

Packet Receive Stage

Packet Switching Stage

Packet Transmit Stage

Summary

Chapter 6 Cisco 7500 Routers

Hardware Architecture of the Cisco 7500 Router

The Data Bus

Route Switch Processor

Packet Switching on the Cisco 7500 Router

RSP Switching: Receiving the Packet

RSP Switching: Switching the Packet

RSP Switching: Transmitting the Packet

VIP Architecture

VIP Components

VIP Models



VIP Packet Operations: Distributed Switching

VIP Receive Side Buffering

Troubleshooting Tips for the Cisco 7500 Router

High CPU Utilization

Input Drops

Ignores

Output Drops

Summary

Chapter 7 The Cisco Gigabit Switch Router: 12000

Hardware Architecture

Switching Fabric

Maintenance Bus

Gigabit Route Processor

Line Card

Packet Switching

Packet Switching: Engine 0 and Engine 1

Packet Switching: Engine 2 LC

Packet Switching: Switching Cells across Fabric

Packet Switching: Transmitting Packets

Summary

Chapter 8 Quality of Service

QoS Overview

Congestion Management

Congestion Avoidance

Priority Queuing

Configuring and Monitoring Priority Queuing

Custom Queuing

Weighted Fair Queuing



Platform-Independent WFQ

Configuring and Monitoring WFQ

Distributed Weighted Fair Queuing

Modified Deficit Round Robin

Configuration of MDRR

Weighted Random Early Detection

Configuration and Monitoring of WRED

Selective Packet Discard

Other QoS Features

Summary

Appendix A: NetFlow Switching

Flow Cache Maintenance

Flow Export

Router-Based Flow Aggregation Export (RBA)

Index

