
Power Integrity for I/O Interfaces:

With Signal Integrity/Power Integrity Co-Design



Foreword by Joungho Kim

Vishram S. Pandit • Woong Hwan Ryu • Myoung Joon Choi

Modern Semiconductor Design Series Signal Integrity Library

POWER INTEGRITY FOR I/O INTERFACES

With Signal Integrity/
Power Integrity Co-Design

Vishram S. Pandit Woong Hwan Ryu Myoung Joon Choi



Upper Saddle River, NJ • Boston • Indianapolis • San Francisco New York • Toronto • Montreal • London • Munich • Paris • Madrid Capetown • Sydney • Tokyo • Singapore • Mexico City

Power Integrity for I/O Interfaces: With Signal Integrity/ Power Integrity Co-Design, Portable Documents

Table of Contents

Cover

Title Page

Copyright Page

Contents

Foreword

Preface

Acknowledgments

About the Authors

Chapter 1 Introduction

- 1.1 Digital Electronic System
- 1.2 I/O Signaling Standards
 - 1.2.1 Single-Ended and Differential Signaling
- 1.3 Power and Signal Distribution Network
- 1.4 Signal and Power Integrity
- 1.5 Power Noise to Signal Coupling
 - 1.5.1 SSO
 - 1.5.2 Chip-Level SSO Coupling
 - 1.5.3 Interconnect Level SSO Coupling
- 1.6 Concurrent Design Methodology



References

Chapter 2 I/O Interfaces

- 2.1 Single-Ended Drivers and Receivers
 - 2.1.1 Open Drain Drivers
 - 2.1.2 Push-Pull Driver and Receiver
 - 2.1.3 Termination Schemes for a Single-Ended System
 - 2.1.4 Current Profiles in a Push-Pull Driver
 - 2.1.5 Noise for Push-Pull Driver
- 2.2 Differential Drivers and Receivers
 - 2.2.1 Termination Schemes for Differential System
 - 2.2.2 Current Profiles in Half Differential Driver
 - 2.2.3 Noise for Half Differential Driver
- 2.3 Prior Stages of I/O Interface

References

Chapter 3 Electromagnetic Effects

- 3.1 Electromagnetic Effects on Signal/Power Integrity
- 3.2 Electromagnetic Theory
 - 3.2.1 Maxwells Equations
- 3.3 Transmission Line Theory
- 3.4 Interconnection Network Parameters: Z,Y,S and ABCD
 - 3.4.1 Impedance Matrix [Z]
 - 3.4.2 Admittance Matrix [Y]
 - 3.4.3 The Scattering Matrix [S]
 - 3.4.4 The Scattering Matrix [S] with Arbitrary Loads
 - 3.4.5 Relation Between Scattering Matrix [S] and Y/Z/ABCD Matrix
- 3.5 LTI System
 - 3.5.1 Reciprocal Network



- 3.5.2 Parameter Conversion Singularity
- 3.5.3 Stability
- 3.5.4 Passivity
- 3.5.5 Causality

References

Chapter 4 System Interconnects

- 4.1 PCB Technology
- 4.2 Package Types
- 4.3 Power Distribution Network
 - 4.3.1 PCB PDN
 - 4.3.2 Package Power Distribution Network
 - 4.3.3 On-Chip Power Network
- 4.4 Signal Distribution Network
 - 4.4.1 PCB/ Package Physical Signal Routing
 - 4.4.2 Package Signal Distribution Network
 - 4.4.3 PCB/Package Material Properties
 - 4.4.4 On-Chip Signal Network
- 4.5 Interaction Between Interconnect Systems
 - 4.5.1 Reference, Ground, and Return Paths
 - 4.5.2 Referencing: Single-Ended and Differential Signaling
 - 4.5.3 Power to Signal Coupling
- 4.6 Modeling Tools for the PDN and Signal Networks References

Chapter 5 Frequency Domain Analysis

- 5.1 Signal Spectrum
 - 5.1.1 Fourier Transform Interpretation
 - 5.1.2 Important Properties of the Fourier Transform



- 5.1.3 FFT of Power Noise
- 5.1.4 Convolution and Filtering
- 5.2 Signal and Power Integrity Applications
 - 5.2.1 S-Parameters with Global and Local Ground
- 5.3 Power Distribution Network Design in Frequency Domain
 - 5.3.1 Impedance Response Z[sub(11)]
 - 5.3.2 Impedance Targets for I/O Interface
 - 5.3.3 PDN Design Example
 - 5.3.4 On-Chip Power Delivery: Modeling and Characterization
 - 5.3.5 Insertion Loss and Voltage Transfer Function
 - 5.3.6 SSO in Frequency Domain
 - 5.3.7 Power-to-Signal Coupling
- 5.4 Signal Network Design in Frequency Domain
 - 5.4.1 Frequency Domain Optimization
 - 5.4.2 Simulation and Correlation of Signal Network
 - 5.4.3 Case Study: Crosstalk Amplification by Resonance
 - 5.4.4 Differential Signaling in Frequency Domain

References

Chapter 6 Time Domain Analysis

- 6.1 Time Domain Modeling and Simulation
 - 6.1.1 Transient Simulations
 - 6.1.2 Buffer Modeling
- 6.2 Simulation for Optimization
 - 6.2.1 Power Delivery Time Domain Specification
 - 6.2.2 Controllable Design Variables for Optimization
- 6.3 PDN Noise Simulations
 - 6.3.1 VR Tolerance and IR Drop
 - 6.3.2 AC Noise Analysis



- 6.3.3 Internal Circuits
- 6.3.4 Final Stage Circuits
- 6.3.5 Single-Ended Systems
- 6.3.6 Differential Systems
- 6.3.7 Logic Stage
- 6.4 Jitter Impact for Time Domain Analysis
 - 6.4.1 Jitter Impact Due to PDN Noise
 - 6.4.2 Jitter Due to the SSO

References

Chapter 7 Signal/Power Integrity Interactions

- 7.1 Background
- 7.2 Root Cause Analysis
- 7.3 SSO Coupling Mechanism
- 7.4 Case Study I: DDR2 800 Control Signal
 - 7.4.1 Noise Source
 - 7.4.2 Coupling Mechanism
 - 7.4.3 Resonant Structure on Control Networks
 - 7.4.4 Proposed Solutions
- 7.5 Case Study II: DDR2 667 Vref Bus
 - 7.5.1 Noise Source
 - 7.5.2 Coupling Mechanism
 - 7.5.3 Resonance Structure
 - 7.5.4 Proposed Solutions
- 7.6 Referencing/Stitching/Decoupling EffectsSingle-Ended Interface
- 7.7 Stitching Effects Differential Interface
 - 7.7.1 VNA Measurement Results



- 7.7.2 Modeling and Measurement Correlations
- 7.7.3 System-Level Impact Evaluation
- 7.8 EMI Trade-Off
 - 7.8.1 Power Islands Radiation

References

Chapter 8 Signal/Power Integrity Co-Analysis

- 8.1 Identifying Controllable Parameters
- 8.2 SI-PI Modeling and Simulation
 - 8.2.1 Modeling SI-PI Compatible Buffers
 - 8.2.2 Modeling On-Chip Passive Components
 - 8.2.3 Modeling Off-Chip Passive Components
 - 8.2.4 Model Check and Integration
 - 8.2.5 Construction of SI-PI Co-Simulation
 - 8.2.6 PDN Resonance Excitation of Driver Bit Pattern
 - 8.2.7 Worst-Case Eye
 - 8.2.8 Running SI-PI Co-Simulation
- 8.3 SI-PI Co-Analysis
 - 8.3.1 Time Domain Analysis
 - 8.3.2 Eye Diagram Analysis
 - 8.3.3 Linear Interaction Indicator
- 8.4 SI-PI Co-Simulation and Co-Analysis Flow: Summary

References

Chapter 9 Measurement Techniques

- 9.1 Frequency Domain Characterization
 - 9.1.1 Vector Network Analyzer (VNA)
 - 9.1.2 Smith Chart
 - 9.1.3 Low-Impedance VNA Measurement for Power Delivery Network



- 9.1.4 On-Chip Characterization
- 9.1.5 Pad Capacitance Characterization
- 9.1.6 Power Delivery-to-Signal Coupling Measurement

9.2 Equivalent Circuit Model Extraction

- 9.2.1 Need for an Equivalent Circuit Model
- 9.2.2 Extraction Methodology
- 9.2.3 Extraction Examples
- 9.2.4 Extension to Multiport Measurement

9.3 Time Domain Characterization

- 9.3.1 Time Domain Reflectometry (TDR)
- 9.3.2 PDN Noise Measurement
- 9.3.3 SSO Coupling Measurement in Time Domain
- 9.3.4 Jitter Measurement

References

Index

